This shows you the differences between two versions of the page.
Both sides previous revision Previous revision Next revision | Previous revision | ||
start [2018/06/01 14:13] admin |
start [2021/12/28 17:53] (current) admin |
||
---|---|---|---|
Line 1: | Line 1: | ||
- | {{ :customlogo.gif?nolink |}} | + | {{ :customlogo.gif |}} |
- | FoRTReSS is a System Level framework for the design space exploration of heterogeneous multi / many-core platforms with reconfigurable hardware acceleration focusing on very high energy efficiency. | + | |
+ | FoRTReSS is a system level framework for the design space exploration of heterogeneous multi / many-core CPUs with reconfigurable hardware acceleration focusing on very high energy efficiency. | ||
The methodology provides the following features: | The methodology provides the following features: | ||
- | * High energy efficiency improvement (up to 20x) | + | * High energy efficiency improvement (x20) |
* Multi-application specification and deployment on heterogeneous multi / many-core supporting hardware acceleration with or without Dynamic Partial Reconfiguration (DPR) | * Multi-application specification and deployment on heterogeneous multi / many-core supporting hardware acceleration with or without Dynamic Partial Reconfiguration (DPR) | ||
* Search for optimal FPGA region partitioning and set of cores | * Search for optimal FPGA region partitioning and set of cores | ||
- | * Exploration of application deployments with fully implementable real-time / energy efficient heterogeneous solutions and advanced Energy Aware schedulers (possibly with DVFS, blanking, etc.) | + | * Exploration of application deployments with fully implementable real-time / energy efficient heterogeneous solutions and advanced energy-aware scheduling |
- | * Definition of custom Low Power schedulers with middleware solution for Linux based implementation | + | * Definition of custom low power schedulers (possibly with DVFS, blanking, etc.) with a middleware integration solution for Linux based systems |
* Power profiles and energy estimation based on practical CPU, FPGA and DPR models | * Power profiles and energy estimation based on practical CPU, FPGA and DPR models | ||
* Detailed energy efficiency and mapping / scheduling analysis of Hw / Sw tasks | * Detailed energy efficiency and mapping / scheduling analysis of Hw / Sw tasks | ||
+ | * Underlying methodology presentation at {{ :fetch2020.pdf |}} | ||
+ | |||
- | //Updated 2018/05/31 22:09// | + | //Updated 2021/12/28 16:30// |
---- | ---- |